

SEMICONDUCTOR

HGTG5N120BND, HGTP5N120BND, HGT1S5N120BNDS

Data Sheet

December 2001

21A, 1200V, NPT Series N-Channel IGBTs with Anti-Parallel Hyperfast Diodes

The HGTG5N120BND, HGTP5N120BND, and HGT1S5N120BNDS are **N**on-**P**unch **T**hrough (NPT) IGBT designs. They are new members of the MOS gated high voltage switching IGBT family. IGBTs combine the best features of MOSFETs and bipolar transistors. This device has the high input impedance of a MOSFET and the low onstate conduction loss of a bipolar transistor. The IGBT used is the development type TA49308. The Diode used is the development type TA49058 (Part number RHRD6120).

The IGBT is ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


Formerly Developmental Type TA49306.

Ordering Information

PART NUMBER	PACKAGE	BRAND
HGTG5N120BND	TO-247	5N120BND
HGTP5N120BND	TO-220AB	5N120BND
HGT1S5N120BNDS	TO-263AB	5N120BND

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263AB variant in Tape and Reel, i.e., HGT1S5N120BNS9A.

Symbol




Features


- 21A, 1200V, T_C = 25^oC
- 1200V Switching SOA Capability
- Short Circuit Rating
- Low Conduction Loss
- Thermal Impedance SPICE Model Temperature Compensating SABER™ Model www.fairchildsemi.com
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"


Packaging

JEDEC STYLE TO-247



JEDEC TO-220AB (ALTERNATE VERSION)





FAIRCH	IILD SEMICONDU	ICTOR IGBT PRO	DUCT IS COVERI	ED BY ONE OR M	ORE OF THE FO	LLOWING U.S. PA	TENTS
4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,587,713
4,598,461	4,605,948	4,620,211	4,631,564	4,639,754	4,639,762	4,641,162	4,644,637
4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690	4,794,432	4,801,986
4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606	4,860,080	4,883,767
4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951	4,969,027	

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	HGTG5N120BND HGTP5N120BND HGT1S5N120BNDS	UNITS
Collector to Emitter Voltage	1200	V
Collector Current Continuous		
At T _C = 25 ^o C I _{C25}	21	А
At T _C = 110 ^o C I _{C110}	10	А
Collector Current Pulsed (Note 1)	40	А
Gate to Emitter Voltage ContinuousV _{GES}	±20	V
Gate to Emitter Voltage Pulsed	±30	V
Switching Safe Operating Area at T _J = 150 ^o C (Figure 2) SSOA	30A at 1200V	
Power Dissipation Total at $T_C = 25^{\circ}C$ P_D	167	W
Power Dissipation Derating T _C > 25 ^o C	1.33	W/ ^o C
Operating and Storage Junction Temperature Range	-55 to 150	°C
Maximum Lead Temperature for Soldering		
Leads at 0.063in (1.6mm) from case for 10s	300	°C
Package Body for 10s, see Tech Brief 334	260	°C
Short Circuit Withstand Time (Note 2) at V _{GE} = 15Vt _{SC}	8	μs
Short Circuit Withstand Time (Note 2) at V_{GE} = 12Vt _{SC}	15	μs

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. Pulse width limited by maximum junction temperature.
- 2. $V_{CE(PK)} = 840V$, $T_J = 125^{\circ}C$, $R_G = 25\Omega$.

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Collector to Emitter Breakdown Voltage	ector to Emitter Breakdown Voltage BV_{CES} $I_{C} = 250 \mu A, V_{GE} = 0V$		= 0V	1200	-	-	V
Collector to Emitter Leakage Current	o Emitter Leakage Current I_{CES} $V_{CE} = 1200V$ $T_C = 25^{\circ}C$		$T_{C} = 25^{\circ}C$	-	-	250	μΑ
			T _C = 125 ^o C	-	100	-	μΑ
			$T_{\rm C} = 150^{\rm O}{\rm C}$	-	-	1.5	mA
Collector to Emitter Saturation Voltage	V _{CE(SAT)}	I _C = 5A,	$T_{\rm C} = 25^{\rm O}{\rm C}$	-	2.45	2.7	V
		Vor - 15V	T _C = 150 ^o C	-	3.7	4.2	V
Gate to Emitter Threshold Voltage	V _{GE(TH)}	$I_{C} = 45\mu A, V_{CE} = V_{GE}$		6.0	6.8	-	V
Gate to Emitter Leakage Current	I _{GES}	$V_{GE} = \pm 20V$		-	-	±250	nA
Switching SOA	SSOA	$T_J = 150^{\circ}C$, $R_G = 25\Omega$, $V_{GE} = 15V$, L = 5mH, $V_{CE(PK)} = 1200V$		30	-	-	A
Gate to Emitter Plateau Voltage	V _{GEP}	$I_{C} = 5A, V_{CE} = 600V$		-	10.5	-	V
On-State Gate Charge	Q _{G(ON)}	$Q_{G(ON)}$ I _C = 5A, V _{GE} = 15V		-	53	65	nC
		V _{CE} = 600V	V _{GE} = 20V	-	60	72	nC
Current Turn-On Delay Time	^t d(ON)I	$\label{eq:GBT} \begin{array}{l} \text{IGBT and Diode at } T_J = 25^{\text{o}}\text{C}, \\ \text{I}_{\text{CE}} = 5\text{A}, \\ \text{V}_{\text{CE}} = 960\text{V}, \\ \text{V}_{\text{GE}} = 15\text{V}, \\ \text{R}_{\text{G}} = 25\Omega, \\ \text{L} = 5\text{mH}, \\ \text{Test Circuit (Figure 20)} \end{array}$		-	22	25	ns
Current Rise Time	t _{rl}			-	15	20	ns
Current Turn-Off Delay Time	t _{d(OFF)} I			-	160	180	ns
Current Fall Time	t _{fl}			-	130	160	ns
Turn-On Energy	E _{ON}			-	450	600	μJ
Turn-Off Energy (Note 3)	E _{OFF}			-	390	450	μJ


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Current Turn-On Delay Time	^t d(ON)I	IGBT and Diode at $T_J = 150^{\circ}C$,	-	20	25	ns
Current Rise Time	t _{rl}	□ I _{CE} = 5A, □ V _{CE} = 960V,	-	15	20	ns
Current Turn-Off Delay Time	^t d(OFF)I	$V_{GE} = 15V,$ - $R_G = 25\Omega,$	-	182	280	ns
Current Fall Time	t _{fl}	- KG = 2502, L = 5mH,	-	175	200	ns
Turn-On Energy	E _{ON}	Test Circuit (Figure 20)	-	1000	1300	μJ
Turn-Off Energy (Note 3)	E _{OFF}		-	560	800	μJ
Diode Forward Voltage	V _{EC}	I _{EC} = 10A	-	2.70	3.50	V
Diode Reverse Recovery Time	t _{rr}	$I_{EC} = 7A$, $dI_{EC}/dt = 200A/\mu s$	-	50	65	ns
		$I_{EC} = 1A$, $dI_{EC}/dt = 200A/\mu s$	-	30	40	ns
Thermal Resistance Junction To Case R ₀ JC		IGBT	-	-	0.75	°C/W
		Diode	-	-	1.75	°C/W

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified (Continued)

NOTE:

 Turn-Off Energy Loss (E_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A). All devices were tested per JEDEC Standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.

Typical Performance Curves Unless Otherwise Specified








FIGURE 2. MINIMUM SWITCHING SAFE OPERATING AREA

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 3. OPERATING FREQUENCY vs COLLECTOR TO EMITTER CURRENT




FIGURE 5. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 7. TURN-ON ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT




FIGURE 4. SHORT CIRCUIT WITHSTAND TIME






FIGURE 6. COLLECTOR TO EMITTER ON-STATE VOLTAGE





Typical Performance Curves Unless Otherwise Specified (Continued)








FIGURE 11. TURN-OFF DELAY TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 13. TRANSFER CHARACTERISTIC




FIGURE 10. TURN-ON RISE TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 12. TURN-OFF FALL TIME vs COLLECTOR TO EMITTER CURRENT





FIGURE 14. GATE CHARGE WAVEFORMS

Typical Performance Curves Unless Otherwise Specified (Continued)










FIGURE 16. COLLECTOR TO EMITTER ON-STATE VOLTAGE




t₁, RECTANGULAR PULSE DURATION (s)

FIGURE 17. NORMALIZED TRANSIENT THERMAL RESPONSE, JUNCTION TO CASE









Test Circuit and Waveforms




FIGURE 20. INDUCTIVE SWITCHING TEST CIRCUIT

Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gateinsulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD[™] LD26" or equivalent.
- 2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gate-voltage rating of V_{GEM}. Exceeding the rated V_{GE} can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate opencircuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- Gate Protection These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.




FIGURE 21. SWITCHING TEST WAVEFORMS

Operating Frequency Information

Operating frequency information for a typical device (Figure 3) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 5, 6, 7, 8, 9 and 11. The operating frequency plot (Figure 3) of a typical device shows f_{MAX1} or f_{MAX2} ; whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 f_{MAX1} is defined by f_{MAX1} = 0.05/($t_{d(OFF)I}$ + $t_{d(ON)I}$). Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(OFF)I}$ and $t_{d(ON)I}$ are defined in Figure 19. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JM} . $t_{d(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

 f_{MAX2} is defined by f_{MAX2} = (P_D - P_C)/(E_OFF + E_ON). The allowable dissipation (P_D) is defined by P_D = (T_{JM} - T_C)/R_{\theta JC}. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 3) and the conduction losses (P_C) are approximated by P_C = (V_{CE} \times I_{CE})/2.

 E_{ON} and E_{OFF} are defined in the switching waveforms shown in Figure 21. E_{ON} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-on and E_{OFF} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-off. All tail losses are included in the calculation for E_{OFF} ; i.e., the collector current equals zero ($I_{CE} = 0$).

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator[™] POP[™] GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

OPTOLOGIC™ OPTOPLANAR™ PACMAN™ Power247™ PowerTrench[®] QFET™ QS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER®

SMART START™ VCX™ STAR*POWER™ Stealth™ SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation[™] UHC™ UltraFET[®]

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	In Design First Production Full Production

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.